E. T. Barron
ABSTRACT
This paper discusses the design and construction of a micro controlled mini-computer used as peripheral processor unit for the PDP-11/20 in the Electrical and Computer Engineering Laboratory at the University of Massachusetts at Amherst. The instruction set for this computer is determined by the micro code in a read only memory (ROM) and is therefore flexible: Changing the ROM results in a different set of machine instructions. The instruction set currently implemented while general purpose in nature, has been chosen so that the machine can function as a Graphics Processor Unit (GPU). The GPU can run concurrently with the PDP-11 and process display files in the PDP-11's virtual memory space of 64K1,2.
- 1.Chase, Timothy D., and Glorioso, Robert M., "Virtual Memories for Minicomputers," Proceedings of the A.C.M. Conference, Vol. I, 1970, Boston, Massachusetts. Google Scholar
Digital Library
- 2.Chase, Timothy D., and Glorioso, Robert M., "On the Design of Virtual Memory for Small Computers," to be published in Computer Design.Google Scholar
Index Terms
-
A micro controlled peripheral processor
-
Recommendations
-
Software-Controlled Priority Characterization of POWER5 Processor
Due to the limitations of instruction-level parallelism, thread-level parallelism has become a popular way to improve processor performance. One example is the IBM POWER5TM processor, a two-context simultaneous-multithreaded dual-core chip. In each SMT ...
-
Processor coupling: integrating compile time and runtime scheduling for parallelism
Special Issue: Proceedings of the 19th annual international symposium on Computer architecture (ISCA '92)The technology to implement a single-chip node composed of 4 high-performance floating-point ALUs will be available by 1995. This paper presents processor coupling, a mechanism for controlling multiple ALUs to exploit both instruction-level and inter-...
Comments